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Capacitor Parameters without Vias 
Type ESR Capacitance (Resistance> 
A Capacitor 1 1 • 26nF 36 mohms 
1 rrm B Capacitor 2 1 • 17nF 50 mohms 
c Capacitor 3 1. 63nF 34 mohms 
A Capacitor 4 5. 15nF 8 mohms 
2 rrm B Capacitor 5 5. 16nF 1 o. 7 mohms 
c Capacitor 6 6.16nF 1 o. 7 mohms 
A Capacitor 9 1O.6nF 7. 9 mohms 
3 rrm B Capacitor 8 11 nF 10 mohms 
c Capacitor 7 13. 6nF a. 9 mohms 
D c:::J [Q] ~ c:::J 
Type A Type B Type C 
FIG. 7 
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48pH 
47.3pH 
41.GpH 
33. 7pH 
35.07pH 
35.48pH 
35.44pH 
40pH 
33.BpH 
~ 
00 
• 
~ 
~ 
~ 
~ 
= ~ 
> 
'e 
:-: 
N 
~-....J 
N 
0 
.... 
0 
1J1 
=-('D 
('D 
..... 
-....J 
0 
..... 
(.H 
.... 
d 
rJl 
-....l 
~ 
= tit 
~ 
N 
w 
= N 
Capacitor Parameters with Vias 
Type ESR Capacitance (Resistance) 
A Copocitor 1 1. 05nF 89 mohms 
1 rrm B Capacitor 2 1. 20nF 86. 5 mohms 
c Capacitor 3 1. 7nF 37. 1 mohms 
A Capacitor 4 6. 49nF 50.1 mohms 
2 rrm B Copaci tor 5 5. 28nF 128 mohms 
c Copaci tor 6 6.6nF 20. 9 mohms 
A Copoci tor 9 15.3nF 100 mohms 
3 nm B Copaci tor 8 13.26nF 15. 4 mohms 
c Copaci tor 7 13. 2nF 17. 3 mohrns 
D c::::=:::J [Q] c:=J c::::=:::J 
Type A Type B Type C 
FIG. 8 
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With Via's 
Without Via's 
Frequency(Hz) 
Capacitor-3 
Capacitance Resistance 
1.63nF 34 mohms 
1.7nF 37.1mohm 
FIG. 9A 
US 7,705,423 B2 
Inductance 
41.6pH 
74.6pH 
U.S. Patent Apr. 27, 2010 Sheet 10 of 31 US 7,705,423 B2 
J 
I I \ I 
·~Withvias 
/ ----.._ Without vias 
I 
' \ f 
\ ' I I 
~ 10·2 L--.--J.---i'---L..-l........l.,..J.....1....J...__---IL.--L.-..L.....a....L ............ _,___.___..___..__.__._._._._. 
107 10e 10g 10 ID 
. - -· 
Without Vias 
With Vias 
F requency{Hz) 
Capacitor-6 
Capacitance Resistance 
6.16nF 10.7 mohms 
6.6nF 20.9mohms 
FIG. 9B 
Inductance 
.... , ... 
35.48pH 
65.17pH 
U.S. Patent 
10·1 
'iii' 
E 
.c. 
0 
........ 
Ql 
u 
c: 
(U 
"'C 
m 
Q. 
E ... 
- 10~ 
Apr. 27, 2010 Sheet 11of31 US 7,705,423 B2 
Capacitor 4-2mm x 2mm 
1a3-----~---------~--......... ------~-----------107 10& 100 10 10 
F requency(Hz) 
FIG. lOA 
U.S. Patent 
10·1 
'in" 
E 
..c: 
0 
-Cll u 
c: 
m 
"CJ 
QJ 
a. 
E ... 
- 10" 
Apr. 27, 2010 Sheet 12 of 31 US 7, 705,423 B2 
Capacitor 7-3mm x 3mm 
I 
f 
I 
f ~Measurement z ,..---- Madel 
vfl/V 
Frequency(Hz) 
FIG. lOB 
U.S. Patent Apr. 27, 2010 Sheet 13 of 31 US 7,705,423 B2 
~~~ 
...,.., ..- ...,.., 
r I t 1t 1 1 
cc 
• 
-
L 
Q) 
a. 
a. 
0 ..---
CJ ..-
II 
~ 
0 
E :;.--1 
<t 
~ 
~ 
E 
() • 
'q" (.!) 
-LL. 
0 
:::r:: 
..c. 
CJ'l 
::> 
0 
L 
..c. 
I-
,,........,, 
(J) 
E 
..s::::::. 
Q. 
Q) 
u 
c: 
ro; 
-0 
Q) 
0... 
1 o0 -
10·1 ~ 
Frequency response of 1 planar cap without 
the through hole inductance 
"-- ~ /I \Vf v ~ 
E -2 
10 
Frequency response of the 2 pla~ar cap's 
with the through hole inductanc 
10·3 --~__._~ __ _.___.__ ......................... .__~__....~_,___.__.__.__.___.__.__._~____.~_.__,__._...__.__._._. 
107 108 109 1010 
Frequency(Hz) 
FIG. 12 
~ 
00 
• 
~ 
~ 
~ 
~ 
= ~ 
> 
'e 
:-: 
N 
~-....J 
N 
0 
.... 
0 
1J1 
=-('D 
('D 
..... 
.... 
.i;... 
0 
..... 
(.H 
.... 
d 
rJl 
---1 
~ 
= tit 
~ 
N 
w 
= N 
10° 
10·1 
10·2 
Achievable target impedance 
10·3 2007 Target lm~ance ___________ _ 
10·4 .__~_._~.__._.__._.._._._._~__.~_.__._....__.__.__.~~~-'---'---'--'--'-'-.....__._. 
1 0 7 1 08 109 10 10 
frequency (Hz) 
Capacitor spacing= 500um; Total capacitors used = 64 
FIG. 13 
~ 
00 
• 
~ 
~ 
~ 
~ 
= ~ 
> 
'e 
:-: 
N 
~-....J 
N 
0 
.... 
0 
1J1 
=-('D 
('D 
..... 
.... 
Ul 
0 
..... 
(.H 
.... 
d 
rJl 
-....l 
~ 
= tit 
~ 
N 
w 
= N 
10·1 
10"' l ~ j 
10·3 [ ~ / ~ 2007 roadmap 
"' " 
II. 
10·4 .__~--'-~-'--'--'-...._._....._.__._~__.'--_._---'-_.__._._._.._._~~..____.___..___..__,__._.__._. 
107 108 109 1010 
Capacitor dimernsions vary from 1.15mm 
to 2.5 mm per side 
FIG. 14 
~ 
00 
• 
~ 
~ 
~ 
~ 
= ~ 
> 
'e 
:-: 
N 
~-....J 
N 
0 
.... 
0 
1J1 
=-('D 
('D 
..... 
.... 
O'I 
0 
..... 
(.H 
.... 
d 
rJl 
-....l 
~ 
= tit 
~ 
N 
w 
= N 
U.S. Patent Apr. 27, 2010 Sheet 17 of 31 US 7,705,423 B2 
<( 
L(') 
• 
-
U.S. Patent 
0 
0 
co 
Apr. 27, 2010 Sheet 18 of 31 US 7, 705,423 B2 
cc 
Ln 
• 
-
U.S. Patent 
0 
v 
0 
N 
0 
0 
0 
N 
Apr. 27, 2010 Sheet 19 of 31 
0 
..--
0 
N 
US 7,705,423 B2 
• 
-LL. 
U.S. Patent Apr. 27, 2010 Sheet 20 of 31 US 7,705,423 B2 
FIG. 17A 
FIG. 17B 
U.S. Patent Apr. 27, 2010 Sheet 21 of 31 US 7, 705,423 B2 
FIG. 18A 
FIG. 18B 
U.S. Patent 
0 
q"' 
N 
N 
0 
,..,., 
N 
N 
~ 
0 
0 
N 
N 
u:> 
N 
N 
0 
i.n 
N 
N 
Apr. 27, 2010 
0 
N 
N 
N 
Sheet 22 of 31 US 7,705,423 B2 
en 
~ 
• (.j 
-LL 
~ 
LI> 
..-
U.S. Patent 
0 
0 
....,., 
N 
Apr. 27, 2010 Sheet 23 of 31 
0 
N ,.,, 
N 
US 7,705,423 B2 
0 
N 
• 
-
U.S. Patent Apr. 27, 2010 Sheet 24 of 31 US 7,705,423 B2 
(V) 0.15------------......-----i 
OJ 
0.05 
Volts 0 
-0.05 
.OJ 
2 0 
I 
400 
I 
(ns) 100 
I 
0 
Ti:n1e - uS 
FIG21A 
U.S. Patent Apr. 27, 2010 Sheet 25 of 31 US 7,705,423 B2 
0.1 
0.05 
\l olts a 
-0,05 
100 200 300 400 (ns) 
Ti1ne - nS 
FIG21B 
U.S. Patent Apr. 27, 2010 Sheet 26 of 31 US 7, 705,423 B2 
N 
N 
• 
-
U.S. Patent Apr. 27, 2010 Sheet 27 of 31 US 7,705,423 B2 
I 
L() t- LO 0 LO 'I'""' 
. 0 0 . 'I'""' 0 0 0 I 0 0 I 
I 
,,..... 
G 
U.S. Patent Apr. 27, 2010 Sheet 28 of 31 US 7,705,423 B2 
8 
M 
0 
Cl 
..... 
U.S. Patent Apr. 27, 2010 Sheet 29 of 31 US 7, 705,423 B2 
0 
0 
r:/J. u M 
== 
rf") 
I M 
Cl) • 
~ ~ ~ ~ 
. "'"""' ~ ~ 0 R 
LO 
"""' 
LO 0 l.O 
"""" ..... 0 Q 0 c? 0 0 0 t 
r/J. 
~ 
a 
> 
U.S. Patent 
0 
0 
°' C'l 
Apr. 27, 2010 Sheet 30 of 31 
..................... 
. . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . . 
US 7,705,423 B2 
U.S. Patent 
0 
......... 
00 
C"l 
Apr. 27, 2010 
0 
C"'l 
00 
C"l 
Sheet 31 of 31 US 7,705,423 B2 
US 7,705,423 B2 
1 
DEVICE HAVING AN ARRAY OF EMBEDDED 
CAPACITORS FOR POWER DELIVERY AND 
DECOUPLING OF HIGH SPEED 
INPUT/OUTPUT CIRCUITRY OF AN 
INTEGRATED CIRCUIT 
FIELD OF THE INVENTION 
2 
vided capacitors and packages which can provide a low 
impedance power/ground system close to the I/O drivers up to 
very high frequencies. 
SUMMARY OF THE INVENTION 
One embodiment of the present invention provides a device 
for providing a low noise power supply package to an inte-
grated circuit comprising a semiconductor die, input/output 
The present invention relates to the design, layout and 
structure of an electronic integrated circuit (IC) package that 
demonstrates the ability to provide power supply and decou-
pling for high speed input/output (I/O) drivers through the use 
of an array of embedded capacitor layers. 
10 power supply terminals, and an array of embedded ceramic 
capacitors selected from discrete, planar and combinations 
thereof wherein said capacitors are placed in the locations 
selected from within the perimeter of the shadow of the semi-
conductor die, partially within the perimeter of the shadow of 
TECHNICAL BACKGROUND 
The present invention concerns the field of decoupling 
capacitors. Decoupling capacitors on IC packages are often 
essential to reduce voltage fluctuations, supply charge and 
maintain integrity of power distribution. Surface Mount 
Technology (SMT) decoupling capacitors fail to provide 
decoupling above several hundred megahertz due to their 
high lead inductance. On-chip capacitors are effective only at 
gigahertz frequencies due to their low capacitance. 
15 the semiconductor die, neartheperimeterofthe shadow of the 
semiconductor die, and combinations thereof. A further 
embodiment provides a device for providing a low noise 
power supply package to an IC comprising using an array of 
embedded ceramic capacitors with different resonance fre-
20 quencies, arranged in such a way that the capacitor array's 
impedance vs frequency curve yields low impedance values 
in the current supply and current return path. 
Still a further embodiment provides a method for designing 
optimized capacitor arrays comprising the following steps: a) 
25 building integrated circuit package test structures wherein 
said structures comprise input/output supply terminals, and 
an array of embedded ceramic capacitors selected from dis-
crete, planar and combinations thereof wherein said capaci-
tors are placed in the locations selected from within the 
One of the main bottlenecks of transmitting high speed 
signals through transmission lines is managing the return 
currents. Wherever there is a return path discontinuity, the 
noise on the power/ground system gets coupled to the trans-
mission lines. Conversely, any signal current coupling to the 
power/ground system creates power supply fluctuations. 
Return path discontinuities could be a major source of noise, 
such as ground bounce affecting the functionality of the IC, 
and electromagnetic interference. Discontinuities mainly 
occur due to signal vias penetrating power/ground planes, 
transmission lines crossing split power planes, and switching 
I/O drivers. Decoupling capacitors are essential for power 
management and handling the return currents to reduce the 40 
coupling between the signal transmission and power distri-
bution systems. They are only effective if they are placed 
close to the return path discontinuity. Therefore, Surface 
Mount Technology (SMT) decoupling capacitors on a pack-
45 
age or board fail to provide decoupling for I/O drivers and 
receivers above several hundred megahertz due to their high 
lead inductance. The main focus ofthis invention is the use of 
embedded capacitors inside the package to provide I/O 
decoupling and power supply. The embedded capacitors are 50 
formed by using thin dielectrics with high dielectric constant 
within the layer stack-up of the package. 
30 perimeter of shadow of the die, partially within the perimeter 
of the shadow of the die, near the die, and combinations 
thereof, and wherein said structures include different capaci-
tor designs, sizes, via interconnects and interconnections; b) 
measuring their individual capacitance, resistance, and 
35 inductance values and impedance versus frequency 
responses; and c) modeling composite impedance versus fre-
quency response for a variety of capacitor arrays to meet a 
impedance target, and d) fabricating and testing a structure 
based on the modeling results. 
The bit rates of I/O lines are increasing to provide higher 
digital bandwidth for processors communicating with, for 
example, memory chips. As a result of this, decoupling I/O 55 
lines is becoming a severe problem. 
The present invention also provides for an optimized 
capacitor array formed by the method above and a device 
comprising the optimized capacitor array. 
BRIEF DESCRIPTION OF THE FIGURES 
FIG. 1 describes a stackup of a test structure. 
FIG. 2 describes a test vehicle stack-up structure. 
FIG. 3 describes a pattern of capacitors on metal layers 
[150] and [800]. 
FIG. 4 describes a capacitor Type A. 
FIG. 5 describes a capacitor Type B. 
FIG. 6 describes a capacitor Type C. 
FIG. 7 is a chart showing capacitor parameters without 
VJaS. 
FIG. 8 is a chart showing capacitor parameters with vias. 
FIGS. 9 (a) and (b) graphs measurement results with and 
without vias. 
FIG. 10 is graphs of model to measurement correlations of 
capacitors 4 and 7. 
FIG. 11 is a planar capacitor illustration. 
FIG. 12 is a graph modeling planar capacitor frequency 
response. 
FIG. 13 shows target impedance with a capacitor array. 
FIG. 14 shows target impedance with varying capacitor 
The present invention provides a solution for charge supply 
(power delivery) and the decoupling of IC's at the package 
level. It overcomes the certain inductance problems of the 60 
board decoupling methodologies and saves real estate on the 
chip by reducing the size of the required on-chip capacitance, 
thereby improving the performance of digital and mixed-
signal systems by reducing the power supply noise and pro-
viding sufficient current to meet semiconductor switching 
speed requirements, particularly high current Input/output 
(I/O) drivers, at a low cost. The present invention has pro-
65 sizes. 
FIG.15(a) shows a planar capacitor and a discrete capaci-
tor included in: 
US 7,705,423 B2 
3 
a layer stack-up of a package with an embedded capacitor 
array. 
FIG. 15 (b) shows the layout of an embedded capacitor 
array. 
FIG. 16 depicts a simulation model for uncoupled trans-
mission lines. 
FIG. 17 shows the uncoupled line eye diagram compari-
sons for two power plane substrate dielectric constants. 
FIGS. 18A and 18B show the coupled line eye diagram 
comparisons for two power plane substrate dielectric con-
stants. 
FIG.19 depicts the simulation model for coupled transmis-
sion lines showing the locations of the decoupling capacitors 
and the location of the simultaneous switching noise (SSN) 
response. 
FIG. 20 shows the locations of the discrete I/O decoupling 
capacitors, I/O drivers and transmission lines in the simula-
tion model. 
FIGS. 21A and 21B show the simultaneous switching 
noise (SSN) response for surface mount technology (SMT) 
discrete and embedded discrete capacitors for 2 planar power 
plane substrate dielectric constants. 
FIG. 22 illustrates the locations of 50 decoupling capaci-
tors with respect to the signal transmission lines in the simu-
lation model. 
FIGS. 23A, 23B, and 23C show the SSN response in a 
number of SMT discrete capacitors and a planar substrate 
with dielectric constant of3.8. 
FIG. 24 details a plan view of a package including die, I/O, 
and core logic areas. 
FIG. 25 represents a cross section view of a die on a 
package, indicating the "die shadow". 
DETAILED DESCRIPTION OF THE INVENTION 
The focus of this invention is on the use of embedded 
capacitor arrays in the structure ofan electronic IC package to 
provide sufficient charge supply and a clean power delivery 
package to high speed input/output drivers. The embedded 
capacitor arrays are formed by using thin dielectrics with high 
dielectric constant within the layer stack-up of the package. 
To overcome the problems noted above with I/O decou-
pling, decoupling capacitors have to be placed as close as 
possible to the I/O drivers. This ensures that the loop induc-
tance formed by the signal current and its return current is 
low, so that there is less noise injected into the power/ground 
system. SMT capacitors on the board are ineffective at high 
frequencies due to their high lead inductance. On-chip 
capacitance that can be added is limited to the real estate 
on-chip. An increase in the amount of on-chip decoupling 
capacitance will increase the cost and the size of the chip. 
Embedded capacitors on the package, therefore, provide an 
optimum way of decoupling for I/O drivers. 
In addition to the switching behavior of I/O drivers, signal 
vias also cause return path discontiuinties. The return currents 
on the reference planes of two transmission lines connected 
with a via have to be continous. Otherwise, the current return 
path discontinuity causes power/ground noise. Especially 
simultaneously switching drivers can cause significant 
amount of noise, which is designated as simultaneous switch-
ing noise (SSN). In one embodiment of the present invention, 
embedded capacitors are be placed as close as possible to the 
via hole, so they provide the best way of managing the return 
currents. 
The embedded capacitors inside the package for I/O 
decoupling can either be a planar capacitor at least as large as 
4 
the package or it can consist of parallel connected smaller size 
capacitors. Both capacitor types help to improve the signal 
integrity. 
This invention provides a solution for the decoupling of 
high speed I/Os at the package level. It overcomes the induc-
tance problem of the board decoupling methodologies for 
high speed signals by providing a low impedance current 
return path. 
One embodiment of the present invention provides a device 
10 for providing a low noise power supply package to an IC 
comprising installing in said package an array of embedded 
ceramic capacitors. 
A further embodiment of the invention uses embedded 
capacitor arrays so as to provide a clean power delivery pack-
15 age. In one embodiment, the embedded capacitor arrays are 
formed by using thin dielectrics with high dielectric constant 
within the layer stack-up of the package. In a further embodi-
ment, the embedded capacitor arrays are formed by technol-
ogy selected from thick film, thin film and combinations 
20 thereof. The array of embedded capacitors may be connected 
in parallel or connected individually in other locations and 
may be made up of capacitors that have different resonance 
frequencies and be of different sizes and shapes. 
FIG. 1 shows a package cross-section with embedded 
25 capacitor layers. The capacitor array can be formed with 
discrete, planar, or combinations of discrete and planar 
capacitors. FIG. 2 shows an embedded capacitor array layout 
in the package. Different sized capacitors constitute this 
array. An array is defined as a grouping or arrangement of 
30 elements, herein. In the present invention, the elements of the 
array are capacitors, both discrete and planar. 
The rationale for using various sized capacitors is that the 
capacitance, equivilant series resistance (ESR) andequivilant 
series inductance (ESL) associated with each of them is dif-
35 ferent, which translates into a different resonant frequency. 
For optimal performance, the capacitors should be placed as 
close as possible to the input/output supply. The vias that 
connect the capacitors to the power/ground solder balls of a 
chip also influence the performance of the array. By proper 
40 co-design of the vias and capacitors, a desired impedance and 
frequency range can be targeted. In one embodiment, the 
capacitors are connected in parallel with each other to meet 
the low target impedance requirement of the input impedance 
of the power delivery network at the chip level. The numberof 
45 capacitors required for a particular type of use can be deter-
mined from the series resistance of an individual capacitor. 
The parallel combination of the series resistances should be 
below the target impedance requirement. The capacitor fre-
quency response is very sensitive to its position in the pack-
50 age. 
The discrete capacitors typically range in size from 0.25 to 
5 millimeters. In one embodiment, the range is 0.5 to 3 mil-
limeters. However, it is understood by those skilled in the art 
that any conceivable discrete or planar capacitor size ranges 
55 are possible. 
The embedded capacitors of the array may be placed in 
locations selected from within the perimeter of the shadow of 
the semiconductor die, partially within the perimeter of the 
shadow of the semiconductor die, near the perimeter of the 
60 shadow of the semiconductor die, and combinations thereof. 
The array of embedded ceramic capacitors may be selected 
from discrete capacitors, planar capacitors and combinations 
thereof. In one embodiment, it is important to be able to place 
these low ESL capacitors in the I/O area of the "die shadow" 
65 of the processor. In general, the I/O area of the die shadow is 
at or near the perimeter of the die. In one embodiment, the 
capacitors are as close as possible to the input/output supply 
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terminals. In one embodiment, placement of these capacitors 
outside the die shadow is not preferred because it may cause 
routing problems and change the predicted performance of a 
capacitor because of the increased inductance and resistance. 
However, in a further embodiment, the capacitors may be 
placed outside of the die shadow near the perimeter of the die 
shadow. 
6 
thick copper, the dielectric composition [700, 900] was 
DuPont's EP310, commercially available from E.I. du Pont 
de Nemours and Company (20 µm fired thickness), and the 
screen printed copper electrode was 5 µm fired thickness 
copper (metal layers MS [SOO]and Mll [lSO], DuPont's 
EP320, commercially available from E.I. du Pont de Nem-
ours and Company). The metal foils M4 and MlO were then 
layed up with 100 µm BT prepreg [400] on either side of the 
structure containing the two planar capacitor layers and lami-
"Die shadow" is defined herein as area of the package 
projected under the footprint of the die, as viewed from the 
top. Typically, there are layers between the capacitor array 
and the die. In some embodiments, the array of capacitors 
may lie partially outside of the "die shadow" and still supply 
adequate power supply and decoupling. There is an increase 
1 o nated. A multilayer bonding coating was then applied to metal 
layers M4 and MlO. Metal layers M4 and MlO were then 
structured in a (subtractive) print & etch photo-lithographic 
process. BT prepreg (100 µm) [2SO, 3SO], capped with 3 µm 
copper foil [ 4SO, 6SO] was then laminated to the structure on in the power consumption of microprocessors for future tech-
nology nodes, accompanied by a decrease in the supply volt-
age. This results in tighter noise margins for the supply volt-
age fluctuations. The power delivery network provides the 
power supply to the IC. If improperly designed, this network 
could be a major source of noise, such as ground bounce 
affecting the functionality of the IC, and producing electro-
magnetic interference. In order to reduce the supply voltage 
fluctuations, the magnitude of the input impedance of the 
power delivery network close to the chip has to be kept at a 
very small value. This low impedance has to be maintained 
from de to multiples of the clock frequency and I/O data rate. 25 
Decoupling capacitors play a very important role in the power 
delivery network as they also act as charge providers for the 
I/O switching circuits. They should provide low impedance, 
dictating a high capacitance, low parasitic inductance, and 
low parasitic resistance. Whatever technology is used on the 
board (such as SMT capacitors or buried capacitors on the 
board), the inductance of the package power supply leads can 
result in ineffective decoupling. This cannot be addressed by 
using on-chip capacitors either, since the amount of on-chip 
capacitance that can be added is limited to the real estate 
on-chip. This serves as a limitation for on-chip capacitors to 
decouple high speed I/O drivers. An increase in the amount of 
on-chip decoupling capacitance will increase the cost and the 
size of the chip. Embedded capacitor arrays inside the pack-
age can provide sufficient decoupling, due to their low para- 40 
sitic inductance and resistance and high capacitance. The 
lower inductance compared with SMT capacitors on the 
board is due to their closer position to the die or chip. 
15 both sides (metal layers M3 and M12). Blind vias (microvias, 
150 µm diameter) [SSO] were then drilled with a UV-laser 
through M3 and M12 and the underlying prepreg layers to 
connect to metal layers M4 and MlO. The microvia holewalls 
were then prepared by standard swell and (permanganate) 
20 etch chemistry, followed by electroless copper deposition. 
The patterning of metal Layers M3 and M12 and copper 
build-up in the microvias was accomplished by a semi-addi-
tive plating process (apply plating resist pattern, plate 12 µm 
copper, strip resist, differential etch of base copper). 
The layout of the embedded capacitors on metal layers MS 
and Mll is shown in FIG. 3. There are three different capaci-
tor designs: Type A (FIG. 4), Type B (FIG. S), and Type C 
(FIG. 6). For each type, there are capacitors with 1 mm2 , 4 
mm2 , and 9 mm2 effective capacitor size (area). The capacitor 
30 designs differ in the relative position and size of the foil 
electrodes [1200], the dielectric [1400], and the screen 
printed copper electrode [1300]. They further differ in the 
design of the clearance (gap) that insulates the two copper 
electrodes, and they differ in location and number of vias 
35 [1100] that connect the embedded capacitor to the next metal 
layer above. For the 9 mm2 size capacitor, Type A design 
features 4 via connections, Type B has 28 vias, and Type Chas 
52 vias. 
The devices (or packages) of the present invention may be 
selected from, but are not limited to, an interposer, printed 45 
wiring board, multichip module, area array package, system-
on-package, system-in-package, and the like. 
The electrical parameters (capacitance, resistance, induc-
tance) of individual capacitors, with and without via connec-
tions, were measured. The impedance vs frequency response 
for individual capacitors was measured. The measured 
response curves were compared with the curves generated by 
the simulation model. The model was then used to simulate 
the impedance of several capacitor arrays, applying conser-
vative as well as advanced design rules for the embedded 
capacitor arrays. 
EXAMPLES 
Fabrication of a structure containing embedded ceramic 
capacitors (see FIG. 1). 
50 
Results: 
FIG. 7 summarizes the capacitance, resistance, and induc-
tance measurements for Type A, B, and C type capacitors of 
1, 4, and 9 mm2 size, without via connections. It shows that 
the capacitance goes up with size, as expected, and does not 
vary much with the design type. Inductance values of all three 
Three 100 micron thick layers of BT (bismaleimide triaz-
ine) prepreg (B-stage resin on glass weave; type GHPL 
830HS) from Mitsubishi Gas Chemical [100] were laminated 55 types, without via connections, are fairly similar. FIG. 8 
shows the same parameters for capacitors of Type A, B, and C 
with via connections. The data show that capacitor type and 
the number of vias and their location greatly affects the resis-
to two planar capacitance laminates (DuPont Interra® HKl 1, 
commercially available from E.I. du Pont de Nemours and 
Company). The HKll consisted of 14 µm thick, filled poly-
imide [200] with 35 µm copper foil on each side [300]. (Note: 
this test structure was a precursor to a more complex test 60 
vehicle (FIG. 2) in which the planar capacitor layers are 
connected to PTHs (plated throughholes) [7SO] and addi-
tional microvia build-up layers [SSO]-metal layers Ml, M2, 
M13, and M14, not shown in FIG. 1-are added to the test 
structure). Discrete ceramic capacitors were formed on two 65 
copper foils (metal layers M4 [SOO] and MlO [600]) as 
described in U.S. Pat. No. 6,317,023. The foils were 35 µm 
tance and inductance of the capacitor. 
FIG. 9 shows an example of the impedance vs frequency 
response curves for two capacitor types as numbered in FI GS. 
7 and 8 with and without via connections. It shows the reso-
nance frequency shift resulting from the via connections. 
FIG. 10 shows the good correlation between the measured 
frequency response curves (solid line) and the modelled 
response curves (dashed line) for two capacitor types of dif-
ferent sizes. 
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FIG. 11 illustrates the construction of a planar capacitor 
layer. Through-hole interconnections are indicated in the top-
v1ew. 
FIG. 12 shows the simulation of the planar capacitor 
impedance vs frequency response curve for the planar capaci-
tor with and without the contribution of the through-hole 
inductance. 
FIG. 13 shows the modelling result for an array of 64 
discrete embedded capacitors applying the conservative 
design rule of a minimum spacing between capacitors of 500 
µm. Capacitors of different sizes and different resonance 
freqencies were selected so that the capacitor array response 
curve yields fairly uniform, low impedance values in the 
mid-frequency range. A horizontal line indicates the achieved 
impedance in the 100 MHz to 1 GHz range and compares it 
with the lower impedance requirement of 0.7 mQ derived 
from the ITRS roadmap for 2007. 
8 
is terminated with 99 ohm resistors (2240) to the power and 
ground planes (a 50 ohm line termination). In some cases the 
power plane is on a 14 micron thick substrate opposite a 
ground plane (2210). The substrate has a relative dielectric 
constant of3.8 and a Loss Tangent of0.02. In other cases the 
power plane is on a 14 micron thick substrate opposite the 
ground plane with a relative dielectric constant of 11 and a 
Loss Tangent of 0.02. Output drivers (2220) producing a 5 
GHz square wave bit stream with 80 pS pulse width with 20 
10 pS rise and fall times was used to drive all 100 transmission 
lines simultaneously and the noise voltage produced on the 
power plane was obtained. Variations in the type, SMT or 
embedded discrete, and quantity of capacitors were analyzed. 
The capacitors were located in an area (2260) at the driver or 
15 near end of the transmission lines. 
FIG. 14 shows that by applying more demanding spacing 
design rules for an array of 1.15 to 2.5 mm2 sized capacitors 
with optimized electrode area overlap, 2007 target impedance 20 
requirements are achieved in the mid-frequency range. 
FIG. 20 is a top view of a configuration depicting 50 pairs 
of coupled lines (2300), 100 lines total. Twenty five SMT 
capacitors were placed at the driver end of the transmission 
line at every other line pair starting at line pair 1 (2310) the 
nextatlinepair3 (2320) andending atlinepair50 (2330). The 
planar power plane substrate had a dielectric constant of3.8. FIG. 15A depicts a representative package cross section 
showing the planar capacitor layers [1500], the discrete 
capacitors [1600] and the microvia layers [850] for intercon-
nections to the discrete and planar capacitors. 
FIG.15B shows an example of a capacitor array comprised 
of individual capacitors [1800] of various discrete capacitor 
sizes arranged in arrays with different locations with respect 
to the IC [1700] and through hole via connections. 
Each capacitor had a capacitance of 100 nF, an equivalent 
series inductance (ESL) of about 205 pH and an equivalent 
25 series resistance (ESR) of 100 milliohms. A 5 GHz square 
wave bit stream with 80 pS pulse width with 20 pS rise and fall 
times was used to drive all 100 transmission lines simulta-
neously and the noise voltage on the power plane was mea-
sured. This was repeated for embedded discrete capacitors 
FIG. 16 describes the simulation model for 100 uncoupled 30 
transmission lines (2030) on a 38 micron thick substrate with 
where each capacitor had a capacitance of 1 nF, an equivalent 
series inductance (ESL) of about 33 pH and an equivalent 
series resistance (ESR) of 9 milliohms. The planar power 
plane substrate in this configuration had a dielectric constant 
of 11. FIG. 21A shows the voltage variation on the power 
a relative dielectric constant of 3.8 separated from a power 
plane (2000). The transmission lines are spaced 10 mils apart, 
are 15 mm long, 2.82 mils in width and each line is terminated 
with 99 ohm resistors (2040) to the power and ground planes 35 
(a 50 ohm line termination). In one case the power plane is on 
plane for the 25 SMT capacitors with a planar power plane 
substrate dielectric constant of3.8. FIG. 21B shows the volt-
age variation on the power plane for the 25 embedded discrete 
capacitors with a planar power plane substrate dielectric con-
stant of 11. A significant reduction in power plane noise 
a 14 micron thick substrate opposite a ground plane (2010). 
The substrate has a relative dielectric constant of 3.8 and a 
Loss Tangent of0.02. In another case the power plane is on a 
14 micron thick substrate opposite the ground plane with a 
relative dielectric constant of 11 and a Loss Tangent of0.02. 
Output drivers (2020) producing a 5 GHz square wave bit 
stream with 80 pS pulse width with 20 pS rise and fall times 
were used to drive all 100 transmission lines and the "eye" 
pattern response of a centrally located transmission line was 
obtained. FIG. 17 A shows the eye pattern for the first case, a 
power plane substrate with a dielectric constant of3 .8, where 
the eye opening height is 2.4799V. FIG. 17B shows the 
response for the second case with the same conditions and a 
power plane substrate with a dielectric constant of 11. The eye 
opening height is 2.6929\7, a significant improvement over 
the first case. The spacing between the lines was changed to 3 
mils resulting in 50 coupled line pairs. With all other condi-
tions remaining the same the eye pattern response was 
obtained. FIG.18A shows the response forthe case where the 
where the power plane substrate dielectric constant is 3 .8 and 
FIG. 18B shows the response for a power plane substrate 
dielectric constant of 11. The higher dielectric constant power 
plane substrate results in an improved eye pattern response. 
40 produced by the simultaneous switching of output drivers 
resulted from the use of embedded capacitors and a higher 
dielectric constant planar power plane substrate. 
Additional SMT capacitors were added to the model to 
determine the number of SMT capacitors that would provide 
45 the equivalent noise reduction of the embedded capacitor 
configuration. Fifty, seventy-five and one hundred SMT 
capacitors were modeled. The fifty capacitor configuration 
was achieved by placing capacitors at the driver end of every 
line pair. The seventy-five capacitor configuration was 
50 achieved by adding a second column of capacitors at every 
other line pair and the one hundred capacitor configuration 
was achieved by adding capacitors to produce a two by fifty 
array as shown in FIG. 22. In this figure the transmission line 
pairs (2400) have capacitors at the driver end of the first pair 
55 (2410) thru 50'h pair (2420) of transmission lines. 
FIG. 19 shows the simulation model for a configuration 60 
that includes discrete decoupling capacitors in addition to the 
planar power plane substrates forthe analysis of simultaneous 
switching noise (SSN). This simulation model had 50 
coupled transmission line (2230) pairs on a 38 micron thick 
substrate with a relative dielectric constant of 3 .8 separated 65 
from a power plane (2200). The transmission lines are spaced 
FIG. 23A shows the voltage variation on the power plane 
for fifty SMT capacitors and a planar substrate dielectric 
constant of3.8. FIG. 23B shows the voltage variation on the 
power plane for seventy-five SMT capacitors and a planar 
substrate dielectric constant of 3.8 and FIG. 23C shows the 
voltage variation on the power plane for one hundred SMT 
capacitors and a planar substrate dielectric constant of3 .8. All 
four of the SMT capacitor configurations result in higher 
power plane noise as a result of simultaneous switching of 
output drivers than the embedded discrete capacitor configu-
ration with twenty-five capacitors and a power plane dielec-
tric constant of 11 as shown in FIG. 21B. 3 mils apart, are 15 mm long, 2.82 mils in width and each line 
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"Die shadow" is defined as the area of the package pro-
jected under the footprint of a semiconductor die as viewed 
from the top. FIG. 24 is a top or plan view of a die (2910) on 
a package (2900). The core logic section of the die is typically 
as shown as the solid area 2920 and the input/output circuits 
of the die are typically located around the perimeter of the die 
in the shaded area (2930). The "die shadow" in this example 
would be the projection of the area defined by 2910 on lower 
layers. FIG. 25 is a cross section view of a die (2800) mounted 
using solder balls (2810) on a portion of a package substrate. 10 
The package substrate may consist of multiple layers such as 
2820 and 2830 where these layers may be a dielectric inter-
connecting layer or a capacitor layer. (See FIG. 1 also) The 
area 2840 on the capacitor layers beneath the die is the area of 
the "die shadow" the preferred location of capacitors for core 15 
logic or I/O decoupling capacitors. 
What is claimed is: 
10 
5. The device of claim 1 wherein the discrete ceramic 
capacitors of said first array of discrete ceramic capacitors 
each have a dielectric comprised of the same material. 
6. The device of claim 5 wherein the discrete ceramic 
capacitors of said first array of discrete ceramic capacitors 
each have an electrode comprised of metal foil. 
7. The device of claim 6 wherein the discrete ceramic 
capacitors of said first array of discrete ceramic capacitors 
each have a copper foil electrode. 
8. The device of claim 1 wherein the first array of discrete 
ceramic capacitors includes capacitors having different levels 
of capacitance. 
9. The device of claim 1 wherein the first array of discrete 
ceramic capacitors includes capacitors and associated via 
interconnections having different levels of equivalent series 
inductance. 
1. A device with a package that provides a low noise power 
supply to an integrated circuit comprising: 
a plurality of prepreg layers, 
10. The device of claim 1 wherein the first array of discrete 
ceramic capacitors includes capacitors and associated via 
20 interconnections having different levels of equivalent series 
at least one patterned metal layer built over one of said 
prepreg layers, 
a semiconductor die having input/output power supply ter-
minals electrically connected to one of said at least one 
patterned metal layer, 25 
a layer of discrete ceramic capacitors embedded between 
two of said prepreg layers, each of said discrete ceramic 
capacitors in said layer comprising a dielectric between 
opposing electrodes, the electrodes of said discrete 
ceramic capacitors being electrically connected to one 30 
of said at least one patterned metal layer by conductive 
vias formed through at least one prepreg layer, 
said layer of discrete ceramic capacitors including a first 
array of discrete ceramic capacitors wherein the discrete 
ceramic capacitors of said first array are located within 35 
the perimeter of the shadow of the semiconductor die or 
partially within the perimeter of the shadow of the semi-
conductor die, and wherein the first array of discrete 
ceramic capacitors 
includes capacitors having electrodes of multiple shapes 40 
and sizes, 
includes capacitors having electrodes with different 
numbers of vias and arrangements of vias intercon-
necting the capacitor electrodes to one of said at least 
one patterned metal layer, and 45 
resistance. 
11. The device of claim 1 further comprising 
a second layer of discrete ceramic capacitors embedded 
between two of said prepreg layers, each of said discrete 
ceramic capacitors in said second layer of discrete 
ceramic capacitors comprising a dielectric between 
opposing electrodes, the electrodes of said discrete 
ceramic capacitors being electrically connected to one 
of said at least one patterned metal layer by conductive 
vias formed through at least one prepreg layer, 
said second layer of discrete ceramic capacitors including 
a second array of discrete ceramic capacitors wherein 
the discrete ceramic capacitors of said second array are 
located within the perimeter of the shadow of the semi-
conductor die or partially within the perimeter of the 
shadow of the semiconductor die, and wherein the sec-
ond array of discrete ceramic capacitors 
includes capacitors having electrodes of multiple shapes 
and sizes, 
includes capacitors having electrodes with different 
numbers of vias and arrangements of vias intercon-
necting the capacitor electrodes to one of said at least 
one patterned metal layer, and 
includes capacitors having different resonance frequen-
cies. includes capacitors having different resonance frequen-
cies. 
2. The device of claim 1 wherein the discrete ceramic 
capacitors of said first array of discrete ceramic capacitors are 
arranged in such a way that the capacitor array's impedance 
versus frequency curve yields impedance values at or below a 
targeted impedance value. 
12. The device of claim 11 further comprising at least one 
planar capacitor embedded between two of said prepreg lay-
ers, wherein said discrete capacitors of said first and second 
50 arrays of discrete ceramic capacitors are each connected in 
parallel to one of said at least one planar capacitor through 
one of said at least one patterned metal layer. 
13. The device of claim 11 wherein the first array of dis-
crete ceramic capacitors includes capacitors and associated 
3. The device of claim 1 where said discrete ceramic 
capacitors are fabricated using technology selected from 
thick film, thin film and combinations thereof. 55 via interconnections having different levels of equivalent 
series inductance, and wherein the second array of discrete 
ceramic capacitors includes capacitors and associated via 
interconnections having different levels of equivalent series 
inductance. 
4. The device of claim 1 further comprising at least one 
planar capacitor embedded between two of said prepreg lay-
ers, wherein said discrete capacitors of said first array of 
discrete ceramic capacitors are each connected in parallel to 
one of said at least one planar capacitor through said at least 60 
one patterned metal layer. 
* * * * * 
